|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
Integrated Circuit Systems, Inc. ICS9169C-36 Low Cost 20-Pin Frequency Generator Description The ICS9169C-36 generates the I/O clocks needed as a satellite clock generator to a CPU and PCI clock source (such as the ICS9148-01 or ICS9150-01). This device can generate the audio Codec or DSP clocks if required (or Stop those outputs Low). The device is nominally driven at the X1 pin by a 14.31818 MHz clock source. The device can also be driven by a crystal using external load capacitors as a stand-alone generator. The SREF0 output is a reference clock output which is stronger to allow multiple ISA slots. Features * * * * * * Generator for periphary clock chips as companion device to CPU/SDRAM/PCI generator. Accepts clock input at X1 pin or crystal across X1, X2 pins as 14.31818 MHz nominal inputs. Three REF clock buffer outputs (SREF is Strong) Two 48MHz and one 24 MHz outputs Selectable audio clock generator with audio (Audio) and half speed (Audio/2) outputs 20 pin (209 mil) SSOP package Block Diagram Pin Configuration 20-Pin SSOP Functionality 3.3V10%, 0-70C Clock source driving X1 pin or crystal (X1, X2) = 14.31818 MHz (all frequencies in MHz) FS1 FS0 AUDIO AUDIO/2 SREF, REF 48 MHz 24 MHz OE 0 1 All Outputs Tristate Active 0 0 1 1 0 1 0 1 XTAL/2 24.5795 33.8680 LOW XTAL/4 12.2898 16.9340 LOW 14.318 14.318 14.318 14.318 XTAL/2 48.008 48.008 48.008 XTAL/4 24.004 24.004 24.004 ICS9169C-36RevD060197P ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. ICS9169C-36 Pin Descriptions PIN NUMBER PIN NAME TYPE DESCRIPTION 1, 8, 13, 18 2 3 4, 11, 16 5 6 7 9, 10 12 14, 15 19, 20 17 VDD X1 X2 GND OE AUDIO AUDIO/2 FS0, FS1 24 MHz 48 MHz (0:1) REF1, REF2 (1:2) SREF0 PWR IN OUT Ground IN OUT OUT IN OUT OUT OUT OUT 3.3V I/O power supply 14.318MHz input (requires external components for feedback resistor and load capacitors to be used with a crystal) Crystal output (no connect for non-crystal applications) Ground Output enable (Tri-states all outputs when held low). Has pullup 3.3V Audio clock, runs per select table 3.3V Audio clock, runs per select table Frequency mode select pins. Has pullup. 3.3V clock, runs @ 24 MHz 3.3V Clock, runs @ 48 MHz 3.3V clock, runs @ 1x X1 Strong reference clock OUT 3.3V clock, runs @ 1x X1 2 ICS9169C-36 Absolute Maximum Ratings Supply Voltage ............................................................................................................ 7.0 V Voltage on I/O pins referenced to GND ............................... GND -0.5 V to VDD +0.5 V Operating Temperature under bias .............................................................. 0C to +70C Power dissipation ................................................................................................. 0.5 Watts Storage Temperature .............................................................................. -40C to +150C Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Electrical Characteristics at 3.3V VDD = 3.0 - 3.7 V, TA = 0 - 70 C unless otherwise stated DC Characteristics PARAMETER Input Low Voltage Input High Voltage Input Low Current Input High Current Output Low Voltage Output High Voltage Output Low Current Output High Current Output Low Voltage Output High Voltage SYMBOL VIL VIH IIL IIH VOL1 VOH1 IOL1 IOH1 VOL2 VOH2 TEST CONDITIONS VDD=3.3V VDD=3.3V VIN=0V (pull-up pin) VIN=VDD SREF0 IOL = 16mA SREF0 IOH = -16mA SREF0 VOL = 1.0V SREF0 VOH = 2.0V AUDIO, AUDIO/2, 24MHz, 48MHz (0:1) Clocks IOL = 10mA AUDIO, AUDIO/2, 24MHz, 48MHz (0:1) Clocks IOH = -10mA AUDIO, AUDIO/2, 24MHz, 48MHz (0:1) Clocks VOL = 0.8V AUDIO, AUDIO/2, 24MHz, 48MHz (0:1) Clocks VOH = 2.0V REF (1:2) IOL = 8mA REF (1:2) IOH = -8mA REF (1:2) VOL = 0.8V REF (1:2) VOH = 2.0V Unloaded, 33.86 MHz With respect to typical frequency Each output clock Except X1, X2 Pins X1, X2 at VIN=VDD-1V MIN 0.7VDD -250 -5 2.4 32 TYP -50 0 0.25 2.8 50 -44 0.25 MAX 0.2VDD 5 0.40 UNITS V V A A V V mA mA V V -28 0.4 2.4 2.8 Output Low Current Output High Current Output Low Voltage Output High Voltage Output Low Current Output High Current Supply Current Output Frequency Change over Supply and Temperature1 Short circuit current 1 Input Capacitance 1 IOL2 IOH2 VOL3 VOH3 IOL3 IOH3 IDD FD ISC CI CL Rpu 19 30 -26 0.3 2.8 25 -22 28 20 30 5 30 -16 0.4 mA mA V V mA mA mA ppm mA pF pF k ohm 2.4 16 20 15 -14 45 100 10 60 Load Capacitance1 Pull-up Resistor Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production. 3 ICS9169C-36 Electrical Characteristics at 3.3V VDD = +3.0 V10%, TA = 0 - 70 C unless otherwise stated AC Characteristics PARAMETER Input Clock Rise Time 1 SYMBOL tICr tICf tr1 Slew1 tf1 Slew2 tr2 tf2 dt tjls1 tjab1 tjab2 tjab3 TEST CONDITIONS MIN - TYP 1.3 0.95 1.0 0.95 1.2 0.9 50 100 - MAX 20 20 2.0 4.0 2.0 4.0 2.0 2.0 55 250 750 500 UNITS ns ns ns V/ns ns V/ns ns ns % ps ps ps % MHz Input Clock Fall Time 1 Rise time1 SREF0 output Slew SREF0 Rising1 Fall time SREF0 output Slew SREF0 Falling 1 1 1 1 45pF load, 0.8 to 2.0V 45pF 0.4 to 2.4V 45pF load, 0.8 to 2.0V 45pF 2.4 to 0.4V 20pF load, 0.8 to 2.0V 20pF load, 0.8 to 2.0V 25pF load at 1.5V (All outputs) 10,000 cycles (All outputs) 10,000 cycles 24, Audio, Audio/2 10,000 cycles 48MHz 10,000 cycles REF CLKS with X1 driven at 14.31818MHz 48MHz 24MHz 33.86MHz 24.5795MHz with X1 driven at 14.31818MHz 24.0MHz 48.0MHz 33.8688MHz 24.576MHz 0.3 0.8 0.3 0.8 0.6 0.6 45 750 -500 -3.5% 11 Rise time other outputs Fall time other outputs Duty cycle1 Jitter, one sigma1,2 Jitter, absolute1,2 Jitter, absolute Jitter, absolute 1,2 1,2 1 14.318 48.008MHz 24.004MHz 33.8650MHz 24.5795MHz 3.5 16 Input Frequency fin Normal output frequency FNOM MHz Ratio of Nominal frequency to target frequency1 Clock skew between AUDIO/2 and AUDIO outputs1 Power-up Time 1 f/f 166 166 -200 -200 250 166.6 166.6 -23.6 +144 5 167 167 +200 +200 +250 10 ppm Tsk ttPO to 33.8 MHz on Audio ps ms - Note 1: Parameter is guaranteed by design and characterization. Not 100% tested in production. Note 2: Absolute Jitter is defined as largest difference of the shortest period to the mean or the longest period to the mean in a sampling of 10,000 clock cycles. One Sigma Jitter is the calculated standard deviation. 4 ICS9169C-36 209 mil 20Pin SSOP Package SYMBOL COMMON DIMENSIONS VARIATIONS D MIN. A A1 A2 b c D E e H L N NOM. 0.073 0.005 0.068 0.012 0.006 See Variations 0.209 0.0256 BSC 0.307 0.030 See Variations 4 MAX. 0.078 0.008 0.070 0.015 0.008 0.212 0.311 0.037 8 N 14 16 20 24 28 30 MIN. 0.239 0.239 0.278 0.318 0.397 0.397 NOM. 0.244 0.244 0.284 0.323 0.402 0.402 MAX. 0.249 0.249 0.289 0.328 0.407 0.407 0.068 0.002 0.066 0.010 0.004 0.205 0.301 0.025 0 Dimensions in inches Ordering Information ICS9169CF-36 Example: ICS XXXX F-PPP Pattern Number(2 or 3 digit number for parts with ROM code patterns) Package Type F=SSOP Device Type (consists of 3 or 4 digit numbers) Prefix ICS=Standard Device ICS reserves the right to make changes in the device data identified in this publication without further notice. ICS advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. 5 |
Price & Availability of ICS9169C-36 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |